Nikon Asia and its corporate websites and external third-party partners use cookies to improve our website and enhance your user experience. We use analytic cookies and marketing cookies to learn from user information, personalise advertisements and measure their effectiveness. These cookies track information such as how users navigate and use our website, users' analytics, and data on users' purchases. By clicking on "Accept Cookies" or continuing to browse without changing your settings, you agree and consent to the use of cookies by this website. For more information, please view our Privacy Policy
Inx In518 Ic Pinout Diagram – Certified & Hot
Internal Regulator Output. Usually bypassed with a small capacitor. 1. VIN (Input Voltage)
| Pin No. | Pin Name | Type | Function Description | |---------|----------|------|----------------------| | 1 | VSS | Power | Ground (0V) | | 2 | CLKIN | Input | System clock input (TTL, up to 40 MHz) | | 3 | DATA0 | I/O | Parallel data bus bit 0 (LSB) | | 4 | DATA1 | I/O | Parallel data bus bit 1 | | 5 | DATA2 | I/O | Parallel data bus bit 2 | | 6 | DATA3 | I/O | Parallel data bus bit 3 | | 7 | DATA4 | I/O | Parallel data bus bit 4 | | 8 | DATA5 | I/O | Parallel data bus bit 5 | | 9 | DATA6 | I/O | Parallel data bus bit 6 | | 10 | DATA7 | I/O | Parallel data bus bit 7 (MSB) | | 11 | HSYNC | Input | Horizontal sync pulse input | | 12 | VSYNC | Input | Vertical sync pulse input | | 13 | DE | Input | Data Enable (active high) | | 14 | SHFCLK | Output | Shift clock output to LCD source driver | | 15 | LOAD | Output | Line latch pulse output | | 16 | POL | Output | Polarity inversion signal for LCD common voltage | | 17 | VDD | Power | Positive supply (+5V ±5%) | | 18 | NC | – | No internal connection (reserved) | Inx In518 Ic Pinout Diagram
to avoid component thermal shock and localized board warping. Internal Regulator Output




